

WHAT IS CLAIMED IS:

1. A multi-processing system comprising:
n processors, each said processor operable from an instruction stream provided from a memory source for
5 controlling a process, said process relying on the movement of data to or from one or more addressable memories;
m memory sources, each memory source having a unique addressable space;
a switch matrix having links connected to said
10 memories and connected to said processors; and
wherein each processor has at least two data ports and wherein one of said data ports is connected through said switch matrix to all of said data memories and wherein the other of said data ports is connected to a specific subset
15 of said data memories.
2. The processing system set forth in Claim 1 wherein said connection to each said data memory subset is via one or said split links of said switch matrix.
20
3. The processing system set forth in Claim 1 wherein each sad processor includes at least one instruction port.
- 25 4. The processing system set forth in Claim 1 wherein said instruction port of each said processor is connectable via a specific dedicated link of said switch matrix to a specific instruction memory.
- 30 5. The processor set forth in Claim 4 wherein said switch matrix is further operable for inhibiting a connection from each said dedicated instruction link to said specific memory and instead enabling a common connection from said instruction port of all said
35 processors to a common instruction memory.

109090" 92T52860

10. The processor set forth in Claim 9 wherein said switch matrix further includes circuitry for responding to provided addresses for controlling said crosspoints.

5 11. The processor set forth in Claim 7 wherein each processor has at least two data ports and at least one instruction port, and wherein one of said data ports is connected through said switch matrix to all of said data memories and wherein the other of said data ports is
10 connected to a specific subset of said data memories.

12. The processor set forth in Claim 11 wherein said connection to each said data memory subset is via one of said split links of said switch matrix.
15

13. The processor set forth in Claim 11 wherein said instruction port of each said processor is connectable via a specific dedicated link of said switch matrix to a specific instruction memory.
20

14. The processor set forth in Claim 13 wherein said switch matrix is further operable for inhibiting a connection from each said dedicated instruction link to said specific memory and instead enabling a common
25 connection from said instruction port of all said processors to a common instruction memory.

09875436-060601
T09090" 9ET 543601

15. The processor set forth in Claim 7 wherein said split links can be connected together on a cycle by cycle basis.

5 16. The processor set forth in Claim 9 wherein each said crosspoint includes prioritization control circuitry to sequence simultaneous processor access attempts to the same memory.

10 17. The processor set forth in Claim 16 wherein said prioritization circuitry includes sequential token passing.

15 18. The processor set forth in Claim 17 wherein said token passing includes circuitry for insuring lowest priority memory access to the processor which last successfully assessed the memory assembled with said crosspoint.

20 19. The processor set forth in Claim 18 further comprising circuitry, including said token passing circuitry, for allowing a separate processor to have access to any of said instruction or data memories over said switch matrix links.

25 20. The processor set forth in Claim 18 further comprising circuitry for allowing a separate processor to have access to any of said instruction or data memories over said switch matrix links and wherein said prioritization circuitry further includes circuitry for
30 giving lowest priority to said separate processor for each said memory.

09075136-060601

23. The method set forth in Claim 22 wherein said switch matrix contains a plurality of crosspoints and wherein said method includes the step of:

operating said crosspoints on a cycle-by-cycle basis to effect said interconnecting of processors and memories.

24. The method set forth in Claim 23 further including the step of:

responding to provided addresses for controlling said crosspoints.

25. The method set forth in Claim 24 wherein each said processor has at least one instruction port and wherein said method further includes the step of:

connecting said instruction port of each said processor via a specific dedicated link of said switch matrix to a specific instruction memory.

26. The method set forth in Claim 25 further including the steps of:

inhibiting a connection from each said dedicated instruction link to said specific memory; and

concurrently enabling a common connection from said instruction port of all said processors to a common instruction memory.

27. The method set forth in Claim 22 further including the step of:

connecting together said split links on a cycle-by-cycle basis.

TOP SECRET 92549501

28. The method set forth in Claim 22 wherein each said crosspoint includes a prioritization control system and wherein said method further includes the step of:

sequencing simultaneous processor access attempts to the same memory.

29. The method set forth in Claim 28 wherein said prioritization system includes the step of sequential token passing.

30. The method set forth in Claim 29 wherein said token passing step includes the step of:

insuring lowest priority memory accessed to the processor which last successfully assessed the memory associated with said crosspoint.

31. A method of operating a multi-processing system having n processors, each said processor operable from an instruction stream provided from a memory source for controlling a process, said process relying on the movement of data to or from one or more addressable memories;

m memory sources, each memory source having a unique addressable space;

a switch matrix having links connected to said memories and connected to said processors, said method comprising the steps of:

splitting at least one of said links of said switch matrix; and

selectively and concurrently interconnecting any of said processors with any of said memories, and interchanging over said selective interconnections instruction streams from one or more of said addressable memory spaces and data from other of said addressable memory spaces.

TOP SECRET 050501

32. The method set forth in Claim 31 wherein said switch matrix contains a plurality of crosspoints and wherein said method includes the step of:

operating said crosspoints on a cycle by cycle basis to effect said interconnecting of processors and memories.

33. The method set forth in Claim 32 further including the step of:

responding to provided addresses for controlling said crosspoints.

34. The method set forth in Claim 31 wherein each processor has at least two data ports and at least one instruction port, and wherein said method further includes the steps of:

connecting one of said data ports through said switch matrix to all of said data memories; and

connecting the other of said data ports through said split links of said switch matrix to a specific subset of said data memories.

090909-060601

35. The method set forth in Claim 34 further including the step of:

connecting said instruction port of each said processor via a specific dedicated link of said switch matrix to a specific instruction memory.

36. The method set forth in Claim 35 further including the steps of:

inhibiting a connection from each said dedicated instruction link to said specific memory; and

concurrently enabling a common connection from said instruction port of all said processors to a common instruction memory.

37. The method set forth in Claim 35 further including the step of:

connecting together said split links on a cycle-by-cycle basis.

38. The method set forth in Claim 32 wherein each said crosspoint includes a prioritization control system and wherein said method further includes the step of:

sequencing simultaneous processor access attempts to the same memory.

2025-136-060601

